<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
    <title>risc</title>
    <link rel="self" type="application/atom+xml" href="https://links.biapy.com/guest/tags/262/feed"/>
    <updated>2026-07-21T10:13:27+00:00</updated>
    <id>https://links.biapy.com/guest/tags/262/feed</id>
            <entry>
            <id>https://links.biapy.com/links/113</id>
            <title type="text"><![CDATA[riscv_emufun (mini-rv32ima)]]></title>
            <link rel="alternate" href="https://github.com/cnlohr/mini-rv32ima" />
            <link rel="via" type="application/atom+xml" href="https://links.biapy.com/links/113"/>
            <author>
                <name><![CDATA[Biapy]]></name>
            </author>
            <summary type="text">
                <![CDATA[A tiny C header-only risc-v emulator.

Related contents:

- [Episode 613: Packets, Power, and Paulus @ Linux Unplugged](https://linuxunplugged.com/613).]]>
            </summary>
            <updated>2025-10-14T09:44:39+00:00</updated>
        </entry>
            <entry>
            <id>https://links.biapy.com/links/5640</id>
            <title type="text"><![CDATA[Zephyr Project]]></title>
            <link rel="alternate" href="https://zephyrproject.org/" />
            <link rel="via" type="application/atom+xml" href="https://links.biapy.com/links/5640"/>
            <author>
                <name><![CDATA[Biapy]]></name>
            </author>
            <summary type="text">
                <![CDATA[The Zephyr® Project is an open source scalable real-time operating system (RTOS) supporting multiple hardware architectures including ARC, ARM, RISC-V and X86. The Zephyr OS is a proven RTOS used in products today. 

Zephyr OS is modular and supports multiple architectures, developers can easily tailor an optimal solution to meet their needs. Zephyr OS is used in a broad spectrum of applications from simple connected sensors to complex edge systems.]]>
            </summary>
            <updated>2025-08-29T07:37:11+00:00</updated>
        </entry>
            <entry>
            <id>https://links.biapy.com/links/7648</id>
            <title type="text"><![CDATA[Pulpino]]></title>
            <link rel="alternate" href="https://www.pulp-platform.org/" />
            <link rel="via" type="application/atom+xml" href="https://links.biapy.com/links/7648"/>
            <author>
                <name><![CDATA[Biapy]]></name>
            </author>
            <summary type="text">
                <![CDATA[PULPino is an open-source microcontroller system, based on a small 32-bit RISC-V core developed at ETH Zurich. The core has an IPC close to 1, full support for the base integer instruction set (RV32I), compressed instructions (RV32C) and partial support for the multiplication instruction set extension (RV32M). It implements several ISA extensions such as: hardware loops, post-incrementing load and store instructions, ALU and MAC operations, which increase the efficiency of the core in low-power signal processing applications.

- [Pulpino @ GitHub](https://github.com/pulp-platform/pulpino).]]>
            </summary>
            <updated>2025-08-29T13:12:12+00:00</updated>
        </entry>
    </feed>
